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ABSTRACT 
 
In the paper the system for modeling and 
implementation of concurrent controllers is presented. 
Concurrent controllers are specified by Petri nets. 
Then Petri nets are decomposed using symbolic 
method of analysis. In the result the set of finite state 
machines (FSMs) is received. Each finite state 
machine is implemented using methods of structural 
decomposition during process of logic synthesis. 
There is applied method of multiple encoding of 
microinstruction in the approach presented in the 
paper. It leads to decreased number of Boolean 
function realized by combinational part of FSM and it 
leads to decrease of usage of logic elements of FPGA 
device. The additional decoder could be implemented 
using embedded memory blocks and it leads to 
balanced usage of hardware resources. 
 
Index Terms - concurrent controllers, 
programmable logic controllers, Petri nets, digital 
systems, FSM, FPGA 
1. INTRODUCTION 
In the paper the system for modeling, analysis and 
implementation of concurrent controllers is presented. 
For modeling and analysis, Petri nets are used. For 
implementation process Finite State Machines (FSMs) 
are applied. 
In the presented system, Petri net is used for 
specification and analysis of concurrent controllers. 
Such approach gives more possibilities, because there 
are a lot of method for formal verification of Petri net 
and Petri net in easy way show concurrency. 
The concept of using Petri net for modeling digital 
circuits, especially concurrent controllers was 
proposed in 70s. Theory of Petri nets in join with 
method of formal logic give possibilities for 
verification of reprogrammable logic controllers 
systematic method [1].  
During verification process of Petri net it is 
possible decomposition of the net into set of FSMs. 
The Field Programmable Gate Arrays (FPGAs) are 
used very often to implement the logic circuits of 
FSMs [14]. The main feature of FPGA is an existence 
of look-up-tables (LUTs) with limited number of 
inputs [12]. On the other hand, logic functions of 
FSMs have much more arguments than typical LUT 
has inputs. This imbalance leads to need of 
decomposition [7, 12]. The negative results of 
functional decomposition are increasing a number of 
levels in the FSM circuit. Methods of structural 
decomposition [3, 6] permit to decrease a number of 
LUTs of FSM circuit in comparison with well-known 
design methods [2, 3, 7, 8, 12]. In the result there will 
be received two-level circuit. The decoder in second 
level of can be easy implemented with use of 
embedded memory blocks. It leads to balanced usage 
of hardware resources of FPGA device. 
2. MODELLING OF CONCURRENT 
CONTROLLERS BY MEANS OF PETRI 
NET AND FSM 
2.1. Basic notation of Petri net 
Petri Nets model can be presented as an oriented 
bipartite graph with two subsets of nodes called places 
and transitions, where each node is linked with 
another by arc. Petri nets model can be described as: 
( )0,,,  PN MFTP=  
where: 
• P  – is a set of places; 
• T  – is a set of transitions; 
• 0M  – initial marking; 
• ∅=∩TP ; 
• )()(F PTTP ×∪×⊆ . 
Set of input and set of output transitions into place 
p  are defined, respectively as follow: 
}),(:{ FptTtp ∈∈=• , 
}),(:{ FtpTtp ∈∈=• . 
Set of input and set of output places into transition 
t  are defined, respectively as follow: 
}),(:{ FtpPpt ∈∈=• , 
}),(:{ FptPpt ∈∈=• . 
A marking of a net is defined as a function M : 
,...}2,1,0{→P . 
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It can be considered as a number of tokens situated 
in the net places. Number of tokens in a place p  for 
marking M is denoted as )( pM . A transition t  is 
enabled and can fire if each input places have a token. 
Transition firing removes one token from each input 
place and adds one token to each output place of it.  
Places of the net represents local state of the 
controllers, transitions present changes between states. 
All places marking in the same time, defining global 
state of controller. Tokens marking, that state of 
controller is active. Initial marking represent initial 
state of controller. Each fork transition is initial point 
of concurrent processes. Each join transition 
synchronize processes, which join in this point [11]. 
On Fig.1 example of interpreted Petri net specified 
concurrent controllers is presented. 
There are eleven local states - places )11,...,1( pp  
and eleven transitions )11,...,1( tt . By transition 1t  are 
condition of firing )401(/ xpr ∗  and output 1y .  
For verify modeled by Petri nets controllers, some 
properties of Petri net are checked. The main tasks of 
Petri net analysis are checking some properties of the 
net, i.e. liveness, boundedness, persistence etc. 
Boundedness and liveness are the properties which 
depend on occurrence deadlocks and traps in Petri 
nets and dependences between them [9, 13, 16]. 
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Fig. 1. Example of Petri net 
2.2. Basic notation of FSM 
Behavior of Mealy FSM can be described by a state 
diagram [7]. More formal representation of state 
diagram is direct structural table (DST) with columns 
[2, 8]: ma , ( )maK , sa , ( )saK , hX , hY , hΦ , h . 
Here ma  is an initial state of FSM, Ama ∈  where 
{ }MaaA ,,1 =  is a set of internal states of FSM; 
( )maK  is a code of state Ama ∈  having 
 
MR 2log=  bits; sa  is a state of transition; ( )saK  
is a code of state Asa ∈ ; hX  is a conjunction of 
some elements from the set of logic conditions 
{ }LxxX ,,1 =  that causes the transition sm aa , ; 
hY  is a microinstruction formed under the transition 
sm aa , , YYh ⊆ , where { }NyyY ,,1 =  is a set of 
microoperations; hΦ  is a set of excitation functions 
that are equal to 1 to switch the FSM memory from 
( )maK  to ( )saK , Φ⊆Φ h , where { }RDD ,,1 =Φ  is 
a set of excitation functions; h  is a number of 
transition ( Hh ,,1= ). The internal variables 
QQr ∈ , where { }RQQQ ,,1 =  is a set of internal 
variables, are used to encode internal states of FSM. 
One of the most popular text format describing 
DST is the KISS2 format [17]. A file in this format 
consists of two parts: a header and a table (Fig. 2). 
The Header includes information about the number of 
inputs ( L ), the number of outputs ( N ), the number of 
table lines ( H ), the number of states ( M ) and the 
reset state. The last information is not required. The 
table describe behavior (transition) of FSM. It has 
four columns: a logic condition ( hX ), a current state 
( ma ), a next state ( sa ), output signals ( hY ). 
This format does not give information about code 
of state and excitation functions. This information has 
to be generated during synthesis process and depend 
on particular synthesis method. 
 
.i 2 # number of inputs 
.o 3 # number of outputs 
.p 12 # number of products 
.s 6 # number of states 
.r st0 # reset state 
-0   st0   st0   000 
-1   st0   st1   100 
0-   st1   st0   000 
1-   st1   st2   010 
0-   st2   st1   010 
11   st2   st3   001 
10   st2   st3   101 
-0   st3   st4   110 
-1   st3   st3   -01 
-0   st4   st5   110 
-1   st4   st4   0-- 
--   st5   st0   --- 
Fig. 2. An example of KISS2 file 
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3.  THE IDEA OF THE DESIGN SYSTEM 
Firstly concurrent controllers are modeled by Petri 
nets (in presented case using interpreted, hierarchical 
and colored Petri nets). Petri net is specified by 
textual format. In presented case PNSF3 format [15] 
or extended PNML format [10] is used. Then structure 
of Petri nets is transformed into relational database. 
Based on data from database, Petri net is decomposed 
into set of FSMs by algorithm described below. 
Decomposed FSMs is stored in database, too (Fig. 3). 
 Petri net 
 
DB 
Petri net
Decomposition
Set of 
FSMs 
 
Fig. 3. Example of Petri net 
3.1. From Petri nets to FSMs 
In the section method of transformation Petri net into 
FSM is presented. The method based on 
decomposition of Petri net into automata using Thelen 
algorithm. In this section decomposition algorithm 
will described generally on an example (in detail was 
described in [9]). During decomposition a Petri net is 
divided into a set of subnets. These subnets have to 
satisfy some restriction, e.g. a subnet must include 
only places which are sequential to each other or 
cannot contain multi-input or multi-output transitions. 
First step of presented method is generation Horn 
formulae for analyzed Petri net. Such formula is 
generated twice: once for deadlocks and once for 
traps. 
Then for both equations Thelen trees are generated. 
Thelen has proposed an efficient algorithm for 
converting a conjunctive form into the sum of all 
prime implicates. It is based on building a search tree, 
such that every level of it corresponds to a clause of 
the CNF, and the outgoing arcs from a node 
correspond to the literals of the clause. Conjunction of 
all the literals corresponding to the arcs on the path 
from the root of the tree to a node is associated with 
the node. The tree is searched in DFS order, and 
several pruning rules are used to minimize it. 
Basing on algorithm for finding all deadlocks and 
traps in Petri net and checking dependencies between 
sets of deadlocks and traps, it is possible to answer the 
question if Petri net is bounded and live. 
Decomposition of Petri net can be based on 
coloring of Petri net. For decomposition and checking 
boundedness P-invariants are used. Subsets of places 
satisfying both Horn formulae for deadlocks and traps 
at the same time can be P-invariants. Each such vector 
is verified by incidence matrix. Each P-invariant is 
nonnegative integer vector satisfying the matrix 
equation 0=• CTγ  , where C  is the incidence 
matrix of the net.  
Sets of deadlocks and traps are equal, i.e. each 
vector can be P-invariant. Results of multiplication of 
vector and incident matrix are 0, i.e. both vectors are 
P-invariants. 
After calculation following P-invariants was 
received: 
[ ]
[ ]1,1,1,1,1,0,0,1,1,1,1
0,0,1,1,1,1,1,1,1,1,1
, 
which correspond to: 
p11)p10p9p8p7p4p3p2(p1
p9)p8p7p6p5p4p3p2(p1
∧∧∧∧∧∧∧∧
∧∧∧∧∧∧∧∧
. 
Such P-invariant corresponds to one FSM and to one 
color in Petri net. The number of colors depends on 
number of P-invariants for flat Petri net. In 
hierarchical Petri nets it is not so clear. Based on such 
P-invariants Petri net was colored using two colors 
(Fig. 4). 
If it is possible to color Petri net, i.e. that Petri net 
could be decomposed into FSM. P-invariants 
correspond to FSM subnets. 
Each color corresponds to one FSM. In presented 
case color 1 represents FSM on Fig. 5a, color 2 
represents FSM on Fig. 5b. Because places 
9,8,7,6,5,4,3,2,1 ppppppppp  are combined for 
such two FSMs, in one FSM occur these places, and 
the remainder FSMs are added additional place, which 
closes FSMs. 
For firing transition t8, places p6 and p11 have to 
be marking. Because of this fact for transition t8 in 
first FSM (Fig. 5a) was added condition p11 and in 
the second FSM (Fig. 5b) condition p6. 
3.2. Synthesis of FSMs 
The Petri net was decomposed and two FSMs S1 and 
S2 were received (Fig. 6). The FSM S1 (Fig. 6a) has 3 
states: 11,10, PPSP ; 3 inputs: 6,4,2 ypypx ; 3 
outputs: 11,25,10 ypyy . There is 5 transitions 
between states but the transition form the state 11P  to 
the state 11P  has expanded condition and it has to be 
represented as two lines (last two lines) in KISS2 file 
(Fig. 7a). 
The FSM S2 (Fig. 6b) has 9 states from 1P  to 9P ; 
7 inputs: 11,40,25,10,2,1,1 ypxxxxxPR ; 7 outputs: 
6,4,40,25,10,2,1 ypypyyyyy . There is 18 transitions 
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Fig. 4. Colored Petri net 
 
between states but the transition 6,6 PP  has to 
berepresented as two lines in KISS2 file from the 
same reasons. 
There was added additional signals 11,6,4 ypypyp  
in comparison with the original Petri net. The signal 
11yp  is generated in the FSM S1 and it is an input of 
the FSM S2. Signals 6,4 ypyp  are generated in the 
FSM S2 and they are inputs of the FSM S1. These 
three signals are used to synchronise work of both 
state machines. 
Now the set FSMs can be synthesized into FPGA 
device. There can be considered several methods of 
synthesis [2, 3, 6, 12]. These methods are not 
described in this paper because they are widely 
discussed in literature and they are out of main scope 
of this paper. 
Because the FSM S1 has only 3 states and 3 inputs 
there is no need to apply method of structural 
decomposition because each function could be 
dependable maximum on 5 variables. There can be 
used trivial way of synthesis into single-level structure 
P with binary encoding of states [2, 3, 12]. The results 
of synthesis of the FSM S1 for Xilinx Virtex V50 
device are shown in Table 1. 
The FSM S1 has 9 states and it leads to 4 variables 
required for encoding states. There is also 7 inputs. It 
gives 11 variables and each output function and 
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Fig. 5. Decomposed Petri net 
 
excitation function can be dependable on these 
variables and there is 11 such functions in total. In this 
case each Boolean function has to be decomposed 
because one LUT cannot implement such big 
functions. But number of such function can be 
diminished by applying structural decomposition. In 
this case the method with multiple encoding of 
microinstruction into PY0 structure was chosen [4]. 
The whole synthesis algorithm is not discussed in this 
paper and it can be found in literature. It can be also 
done automatically using The AS System [5]. The 
Table 2. shows results of synthesis of FSM S2 for 
Xilinx Virtex V50 device. For comparison there was 
given also results for single-level structure P. The 
second level decoder of structures PY0 was 
implemented using BlockRAM elements with initial 
content working in ROM mode. Because BlockRAM 
of Xilinx Virtex devices works as synchronous 
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Fig. 6. Set of FSMs 
 
memories there is no need to use additional registers 
for registered outputs. 
To implement whole system there is required to 
create top-level module that connects set of FSMs 
together. In general, the top-level module should 
satisfy these conditions: 
• All FSMs should have the same Clock and Reset 
signals; 
 
a) 
b) 
.i 3 
.o 3 
.s 3 
.p 6 
.r SP 
-0- SP  SP  000 
-1- SP  P10 100 
--- P10 P11 001 
1-1 P11 SP  010 
0-- P11 P11 001 
--0 P11 P11 001 
.i 7 
.o 7 
.s 9 
.p 19 
.r P1 
0----0- P1 P1 0000000 
0----1- P1 P2 1000000 
1------ P1 P4 0000010 
-0----- P2 P2 0000000 
-1----- P2 P3 0000000 
0------ P3 P2 0000000 
1------ P3 P1 0000100 
------- P4 P5 0010000 
---1--- P5 P6 0100001 
---0--- P5 P5 0000000 
--1---1 P6 P7 0001000 
--0---- P6 P6 0000001 
------0 P6 P6 0000001 
----1-- P7 P8 0100000 
----0-- P7 P7 0000000 
--1---- P8 P9 0010000 
--0---- P8 P8 0000000 
---1--- P9 P1 0000100 
---0--- P9 P9 0000000 
 
Fig. 7. KISS2 representation of the set of FSMs 
 
Table 1. Synthesis results of FSM S1 
Structure 
Logic Utilization 
P 
P 
(registered 
outputs) 
Number of Slices 2 2 
Number of Slice Flip Flops 2 31 
Number of 4 input LUTs 3 3 
Number of bonded IOBs 8 8 
Number of GCLKs 1 1 
 
Table 2. Synthesis results of FSM S2 
Structure 
Logic Utilization 
P 
P 
(registered 
outputs) 
PY0 
Number of Slices 13 13 10 
Number of Slice F-F 4 11 4 
Number of LUTs 25 25 19 
Number of IOBs 16 16 16 
Number of BRAMs 0 0 1 
Number of GCLKs 1 1 1 
 
• All FSMs should have the same input signals (or 
subset of input signals); 
• Additional output signals (for synchronization) 
should be connected with corresponding 
additional input signals in others FSMs; 
• In case of an output signal could be generated 
under control from more than one component, 
corresponding output signals from all FSMs 
should be connected together in final output 
signal via OR-gate. 
For our example the top-level module is presented 
in Figure 8. 
Such system was synthesized into Virtex V50 
device. The obtained results of device utilization are 
shown in Table 3 in the column FSMs P-PY0. For 
comparison purpose in the column Petri Net structure 
are presented results after synthesis of behavioral 
description in Verilog HDL of initial Petri net. 
 
Fig. 8. The schematic of top-level module 
                                                 
1
 There is required only three flip-flops because two output 
functions are equal to excitation functions and they can use 
common registers. 
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Table 3. Synthesis results of whole system 
Structure 
Logic Utilization 
Petri Net FSMs P-PY0 
Number of Slices 15 12 
Number of Slice Flip Flops 16 7 
Number of 4 input LUTs 27 23 
Number of bonded IOBs 13 13 
Number of Block RAMs 0 1 
Number of GCLKs 1 1 
 
It is shown that decomposition of Petri net into 
FSMs and applying suitable method of synthesis 
reduce required hardware resources like LUTs and 
Flip-Flops. 
4. CONCLUSIONS 
The method of modelling and implementation of 
concurrent controllers proposed in this article simplify 
the whole process of its designing. Application of 
Petri nets allow easy modelling of concurrency. The 
conversion into sets of FSMs gives opportunity of 
applying advanced methods of logic synthesis. It leads 
decrease the number of logic elements required for 
implementation of the system in FPGA device and 
balanced usage of differed kind of logic elements. 
The conversion from Petri net into FSMs can be 
obtained automatically based on the complex 
mathematical theory of Petri nets. Also the logic 
synthesis of FSMs is done automatically based on set 
and logic theory. 
The application of data base allow to store all 
models in one place and invoke the third party tools 
for decomposition, synthesis and even remote 
programming of FPGA device. 
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